

CLAIMS

Therefore, having thus described the invention, at least the following is claimed:

- 1 1. A method for analyzing a virtual layout of a semiconductor chip,
2 comprising:
3 scanning a virtual layout to encounter a first object having an x-coordinate and
4 a y-coordinate;
5 determining whether the y-coordinate of the first object is beyond a y-
6 coordinate of a second object that has an x-coordinate and the y-coordinate stored in a
7 cache; and
8 discarding the x-coordinate and the y-coordinate of the second object from the
9 cache if the y-coordinate of the first object is beyond the y-coordinate of the second
10 object.
- 1 2. The method of claim 1, further including, responsive to determining
2 that the y-coordinate of the first object is not beyond the y-coordinate of the second
3 object, storing the x-coordinate and the y-coordinate of the first object in the cache.
- 1 3. The method of claim 2, further including detecting for the presence of a
2 design flaw between the first object and the second object.
- 1 4. The method of claim 3, wherein the design flaw includes at least one of
2 touches between objects, overlaps between objects.
- 1 5. The method of claim 3, wherein the detecting occurs across at least one
2 of a single layer and multiple layers.
- 1 6. The method of claim 1, further including reporting the design flaw.
- 1 7. The method of claim 1, wherein the first object and the second object
2 include geometric objects of a virtual layout, the geometric objects representing
3 structures in a microchip.

1 8. A method for analyzing a virtual layout of a semiconductor chip,
2 comprising:
3 scanning a virtual layout using a semi-greedy algorithm; and
4 detecting an event.

1 9. The method of claim 8, further including reporting the event.

1 10. The method of claim 8, wherein the event includes at least one of
2 touches between objects, overlaps between objects, last encounter with an object, first
3 encounters with an object, a parameter of an object.

1 11. A system for scanning a virtual layout of a microchip design,
2 comprising:
3 scan and detection logic configured to scan a virtual layout to encounter a first
4 object having first coordinates, store a second object having second coordinates in a
5 cache, determine whether the first coordinates are outside the range of the second
6 coordinates, and discard the second coordinates from the cache if the first coordinates
7 are outside the range of the second coordinates.

1 12. The system of claim 11, wherein the scan and detection logic are
2 comprised of instantiations of at least one of an axon class, a dendrite class included
3 in the axon class, an active domains class included in the dendrite class, a domain
4 class included in the dendrite class, a traversal engine class configured to perform scan
5 traversals of the virtual layout, and a rectangle iterator class that manages the scan
6 traversals over multiple objects of the virtual layout.

1 13. The system of claim 12, wherein the instantiations of the axon class,
2 the dendrite class, the active domains class, the domain class, the traversal engine
3 class, and the rectangle iterator class are each configured as independent modules.

1 14. The system of claim 12, wherein the instantiations of the axon class,
2 the dendrite class, the active domains class, the domain class, the traversal engine
3 class, and the rectangle iterator class are collectively configured as a single module.

1 15. The system of claim 12, wherein the instantiations of the domain class
2 includes a state that is updated for each scan line change.

1 16. The system of claim 12, wherein the instantiations of the dendrite class
2 includes instantiations of multiple domain classes, wherein each instantiation of the
3 domain class corresponds to an object in the virtual layout.

1 17. The system of claim 12, wherein the scan and detection logic is further
2 configured to, responsive to determining that the first coordinates are not outside the
3 range of the second coordinates, store the first coordinates in the cache.

1 18. The system of claim 17, wherein the scan and detection logic is further
2 configured to detect whether an instantiation of a domain class corresponding to the
3 first object includes coordinates that give rise to a design flaw with coordinates
4 included in an instantiation of a domain class corresponding to the second object.

1 19. The system of claim 12, wherein the scan and detection logic are
2 configured to discard a state of the domain object corresponding to the second
3 coordinates.

1 20. The system of claim 11, wherein the scan and detection logic are
2 configured in a digital signal processor.

1 21. The system of claim 11, wherein the scan and detection logic are
2 configured as software in communication with a processor.

1 22. A scan and detection system comprising:
2 means for traversing a virtual layout of a microchip design;
3 means for detecting whether a first object has coordinates within a range of
4 coordinates of a second object stored in a cache; and
5 means for discarding the coordinates of the second object when the first object
6 has coordinates outside the range of coordinates of the second object.

1 23. The system of claim 22, further including means for storing the
2 coordinates of the first object in the cache.

1 24. The system of claim 23, further including means for detecting a design
2 flaw between the first object and the second object.

1 25. A computer readable medium having a computer program for scanning
2 and detecting connectivity between structures in a virtual layout, the program
3 comprising:
4 logic configured to scan objects of a virtual layout using a semi-greedy
5 algorithm; and
6 logic configured to detect an event.

1 26. The computer readable medium of claim 25, wherein the logic includes
2 data structures that reference the objects of the virtual layout.

1 27. The computer readable medium of claim 26, wherein the data
2 structures are configured as at least one of a linked list, a tree list, and classes.